



CONVENTIONAL SYNCHRONOUS SYSTEM

Fig. 1



CONVENTIONAL PLESIOCHRONOUS SYSTEM

Fig. 2



CONVENTIONAL PLESIOCHRONOUS SUBSYSTEM

Fig. 3

4/12




Fig. 4
PRIOR ART

5/12






Fig. 5
DUAL LOOP SERIALIZER

6/12




DUAL LOOP RETIMER
Fig. 6



DUAL LOOP RETIMER
Fig. 7


8/12



GRANULAR FIFO FULL LEVEL INDICATOR

Fig. 8


9/12



COUNTER BASED FIFO FILL LEVEL INDICATOR

Fig. 9


10/12



LOGIC LEVEL IMPLEMENTATION OF SYSTEM 900

Fig. 10


11/12



MULTI-PHASE DETECTOR BASED FIFO FILL LEVEL INDICATOR

Fig. 11

12/12



LOGIC LEVEL IMPLEMENTATION OF SYSTEM 1100

Fig. 12